Quadratic Placement Revisited M1.3 : Methodology (techniques for Deep-submicron Placement)

ثبت نشده
چکیده

The basic \quadratic placement" methodology is rooted in works by Wipper et al. 36], Cheng and Kuh 8], Tsay et al. 32, 33, 34] and many others. It is also, reputedly, an approach that has been used in commercial and in-house tools for placement of standard-cell and gate-array designs. The quadratic placement methodology entails (i) solving recursively generated sparse systems of linear equations, each of which captures one-dimensional placement with a squared-wirelength objective (hence the term \quadratic"), along with (ii) a coupled min-cut partitioning step. In this paper, we dissect the implementation and motivations for quadratic placement: our goal is to provide design and usage intuition for deep-submicron CAD developers and users alike. After providing necessary background discussion, our paper makes the following contributions. First, we discuss performance enhancements. We show that Krylov subspace engines for solving sparse systems of linear equations are signiicantly more eeective than the successive over-relaxation (SOR) engine originally used in 32]. We also show that interaction between the linear system solver and the coupled min-cut partitioning step introduces novel convergence criteria for the solver. Thus, we propose an order convergence approach which can maintain solution quality while using substantially fewer solver iterations. Second, we discuss the motivations and relevance of the quadratic placement approach, in the context of past and future algorithmic technology, performance requirements, and design methodology. Quadratic placement arguably can be boiled down into a variant of classic \min-cut placement". We observe that use of the numerical linear systems solvers with quadratic wirelength objective may historically be due to the pre-1990's weakness of min-cut partitioners: i.e., numerical engines were needed to provide helpful hints to min-cut partitioners. Detailed experiments with modern partitioning technology show that the \quadratic placement approach" might no longer require a \quadratic" systems solver. And while quadratic placement remains the state of the art, there are several methodology drivers in deep-submicron performance-driven design that may soon require more novel approaches to the placement problem.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Quadratic Placement Revisited 1

The “quadratic placement” methodology is rooted in [6] [14] [16] and is reputedly used in many commercial and in-house tools for placement of standard-cell and gate-array designs. The methodology iterates between two basic steps: solving sparse systems of linear equations, and repartitioning. This work dissects the implementation and motivations for quadratic placement. We first show that (i) K...

متن کامل

Saxena: Controlling Perturbation Due to Repeaters during Quadratic Placement

Recent works have shown that scaling causes the number of repeaters to grow rapidly. We demonstrate that this growth leads to massive placement perturbations that break the convergence of today’s interleaved placement and repeater insertion flows. We then present two new force models for repeaters targeted towards quadratic placement algorithms. Our experiments demonstrate the effectiveness of ...

متن کامل

An Improved Standard Cell Placement Methodology using Hybrid Analytic and Heuristic Techniques

In recent years, size of VLSI circuits is dramatically grown and layout generation of current circuits has become a dominant task in design flow. Standard cell placement is an effective stage of physical design and quality of placement affects directly on the performance, power consumption and signal immunity of design. Placement can be performed analytically or heuristically. Analytical placer...

متن کامل

Optimization in Ultra Deep Submicron VLSI Design . ( May 2006 )

Layout Optimization in Ultra Deep Submicron VLSI Design. (May 2006) Di Wu, B.E., Beijing University of Posts and Telecommunications; M.S., East Carolina University Co–Chairs of Advisory Committee: Dr. Rabi N. Mahapatra Dr. Jiang Hu As fabrication technology keeps advancing, many deep submicron (DSM) effects have become increasingly evident and can no longer be ignored in Very Large Scale Integr...

متن کامل

Modeling and Layout Optimization of VLSI Devices and Interconnects In Deep Submicron Design

This paper presents an overview of recent advances on modeling and layout optimization of devices and interconnects for high-performance VLSI circuit design under the deep submicron technology. First, we review a number of interconnect and driver/gate delay models, which are most useful to guide the layout optimization. Then, we summarize the available performance optimization techniques for VL...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1997